	<u>ed States Patent a</u>	UNITED STATES DEPARTMENT OF COMMER United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADE Washington, D.C. 2023] www.uspto.gov			
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATIO	
10/052,549	01/23/2002	Akihiko Ebina	111779	4562	
25944 7.	590 12/03/2002				
OLIFF & BERRIDGE, PLC			EXAMINER		
P.O. BOX 1992 ALEXANDRIA	-		PIZARRO CRESPO, MARCOS D		
			ART UNIT	PAPER NUMB	
			2814	/	

Please find below and/or attached an Office communication concerning this application or proceeding.

•				Application No).	Applicant(s)	
		•		10/052,549	-	EBINA ET AL.	
	Offic	Action Summary		Examiner		Art Unit	1
		-		Marcos D. Piza	rro-Crespo	2814	
	The MAIL	ING DATE of this comm	inication ap				ddress
Period fo	r Reply						
THE I - Exter after - If the - If NO - Failu - Any r	MAILING E sions of time n SIX (6) MONTH period for reply period for reply re to reply withi eply received b	STATUTORY PERIOD DATE OF THIS COMMU nay be available under the provisic S from the mailing date of this cory specified above is less than thirty y is specified above, the maximum n the set or extended period for re, y the Office later than three month adjustment. See 37 CFR 1.704(b).	NICATION. Ins of 37 CFR 1. mmunication. (30) days, a rep statutory period ply will, by statut s after the mailin	136(a). In no event, ho bly within the statutory n I will apply and will expir te, cause the application	wever, may a reply be tin inimum of thirty (30) day e SIX (6) MONTHS from to become ABANDONE	nely filed s will be considered time the mailing date of this (D (35 U.S.C. § 133).	ily. communication.
1)🛛	Respons	ive to communication(s)	filed on 23	January 2002 .			
2a)	This action	on is FINAL.	2b) 🛛 🕇	his action is non-	final.		
3) <u></u> Dispositi		s application is in conditi accordance with the pra ms					he merits is
4)⊠	Claim(s)	<u>1-12</u> is/are pending in th	e applicatio	n.			
	4a) Of the	above claim(s) is	/are withdra	awn from conside	eration.		
5)	Claim(s) _	is/are allowed.					
6)🛛	Claim(s) <u>1</u>	-12 is/are rejected.					
7)	Claim(s) _	is/are objected to.					
8)	Claim(s) _	are subject to rest	riction and/o	or election requir	ement.		
Applicati	on Papers	5					
/	•	cation is objected to by t					
10) 🗌 -	The drawin	g(s) filed on is/ar	e: a)∏ acce	epted or b) 🗌 obje	cted to by the Exa	miner.	
	• •	may not request that any c					
11)[] -		ed drawing correction fi				oved by the Examir	ner.
_	••	d, corrected drawings are	•		ction.		
		r declaration is objected	to by the Ex	xaminer.			
Priority u	nder 35 U	.S.C. §§ 119 and 120					
13)🛛	Acknowled	dgment is made of a clai	m for foreig	n priority under	35 U.S.C. § 119(a	i)-(d) or (f).	
a)[⊠All b)[] Some * c) None of	:				
	1. 🛛 Cert	tified copies of the priori	ty documen	its have been rec	eived.		
	2. 🗌 Cert	tified copies of the priori	y documen	its have been rec	eived in Applicati	on No	
		ies of the certified copie application from the Inte ached detailed Office act	rnational Bu	ureau (PCT Rule	17.2(a)).		Stage
14) 🗌 A	cknowledg	ment is made of a claim	for domest	tic priority under	35 U.S.C. § 119(e) (to a provisiona	I application)
		anslation of the foreign l gment is made of a clain					
Attachment	(s)						
2) 🔲 Notice	e of Draftsper	es Cited (PTO-892) son's Patent Drawing Review sure Statement(s) (PTO-1449)		4) [_ 5) [_ <u>4</u> . 6) [_		γ (PTO-413) Paper No Patent Application (PT	

4.

Application/Control Number: 10/052,549 (Non-Final Rejection) Art Unit: 2814

Attorney's Docket Number: 111779 Filing Date: 1/23/2002 Claimed Foreign Priority Date: 1/30/2001 (JP 2001-21930) Applicant(s): Ebina et al. Examiner: Marcos D. Pizarro-Crespo

DETAILED ACTION

This Office action responds to Application Ser. No. 10/052,549 filed on 1/23/2002.

Priority

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Specification

2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 112

3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claim 7 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

5. Lines 3 and 6 of claim 7 recite the limitation "the buried insulating layer". There is insufficient antecedent basis for this limitation in the claim.

Page 2

Application/Control Number: 10/052,549 (Non-Final Rejection) Art Unit: 2814

Claim R jections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

7. Claims 1-4, 6-8, 10, and 11 are rejected under 35 U.S.C. 102(e) as being anticipated by Seiki (US 6248633).

8. Seiki shows (see, *e.g.*, fig. 4A-4G) all aspects of the instant invention including a semiconductor IC device having a memory cell array in which nonvolatile semiconductor memory devices are arranged in a matrix with a plurality of rows and columns, wherein each of the memory devices comprises:

- > a word gate 245 formed on a semiconductor layer 200 with a first gate insulating layer 221 interposed
- > an impurity diffusion layer **204** which forms either a source or a drain region
- First and second control gates 240 in the shape of sidewalls formed along either side of the word gate 245, wherein:
 - the first control gate 240 is disposed on the semiconductor layer 200 with a second gate insulating layer 230 interposed, and also on the word gate
 245 with a side insulating layer 234 interposed

Application/Control Number: 10/052,549 (Non-Final Rejection)Page 4Art Unit: 2814

- the second control gate 240 is disposed on the semiconductor layer 200 with another second gate insulating layer 230 interposed, and also on the word gate 245 with another side insulating layer 234 interposed
- the first and second control gates **240** extend in a first direction
- a pair of the first and second control gates 240, adjacent in a second direction which intersects the first direction, is connected to a common contact section

9. Regarding claim 2, Seiki shows (see, *e.g.*, fig. 4G) that each of the first and second control gates **240** is formed of a conductive layer extending in the direction in which the impurity diffusion layer **204** extends.

10. Regarding claim 3, Seiki shows (see, *e.g.*, fig. 4F) that the common section is connected to the first and second control gates **240** and may include a conductive layer **247** formed of the same material as the first and second control gates **240**.

11. Regarding claim 4, Seiki shows (see, *e.g.*, fig. 4F) that the common contact section includes an insulating layer **235** formed on the semiconductor layer **200**, a conductive layer **247** formed on the insulating layer **235**, and a cap layer **236** formed on the conductive layer **247**.

12. Regarding claim 6, Seiki shows (see, e.g., fig. 4F) that the side insulating layers 234 are located between the word gate 245 and the first and second control gates 240. In addition, Seiki shows that the upper ends of the side insulating layers 234 are located higher than the first and second control gates 240 with respects to the semiconductor layer 200. Application/Control Number: 10/052,549 (Non-Final Rejection) Page 5 Art Unit: 2814

13. Regarding claim 7, Seiki shows (see, *e.g.*, fig. 4F) a buried insulating layer **247** disposed between two side insulating layers **234** in contact with first and second control gates **240**. The buried insulating layer **247** covers adjacent first and second control gates **240**.

14. Regarding claim 8, Seiki shows (see, *e.g.*, fig. 4E) the common contact section in contact with one end of the impurity diffusion layer **204**.

15. Regarding claim 10, Seiki shows (see, *e.g.*, fig. 4G) the memory cell array divided into a plurality of blocks. In addition, Seiki shows (see, *e.g.*, fig. 4G) that the impurity diffusion layers **204** in blocks adjacent to each other in the first direction are connected to each other through a contact impurity diffusion layer formed in the semiconductor layer **200**.

16. Regarding claim 11, Seiki (col.5/II.7) shows that the second gate insulating layer230 is formed of a laminate consisting of a first silicon oxide layer, a silicon nitride layer, and a second silicon oxide layer.

17. Claims 1-12 are rejected under 35 U.S.C. 102(e) as being anticipated by Ogura (US 2002/0168813).

18. Ogura shows (see, *e.g.*, figs. 7A-8A) all aspects of the instant invention including a semiconductor IC device having a memory cell array in which nonvolatile semiconductor memory devices are arranged in a matrix with a plurality of rows and columns, wherein each of the memory devices comprises:

> a word gate 240 formed on a semiconductor layer 200 with a first gate insulating layer 221 interposed Application/Control Number: 10/052,549 (Non-Final Rejection)Page 6Art Unit: 2814

- > an impurity diffusion layer **203** which forms either a source or a drain region
- First and second control gates 242 in the shape of sidewalls formed along either side of the word gate 240, wherein:
 - the first control gate 242 is disposed on the semiconductor layer 200 with a second gate insulating layer interposed, and also on the word gate 240 with a side insulating layer interposed
 - the second control gate 242 is disposed on the semiconductor layer 200
 with another second gate insulating layer interposed, and also on the word
 gate 240 with another side insulating layer interposed
 - the first and second control gates extend in a first direction
 - a pair of the first and second control gates 242, adjacent in a second direction which intersects the first direction, is connected to a common contact section 252

19. Regarding claim 2, Ogura shows (see, *e.g.*, fig. 8A) that each of the first and second control gates **242** is formed of a conductive layer extending in the direction in which the impurity diffusion layer **203** extends.

20. Regarding claim 3, Ogura shows (see, e.g., figs. 7B and 7C) that the common section **252** is connected to the first and second control gates **242** and may include a conductive layer **243** of the same material as the first and second control gates **242**.

21. Regarding claim 4, Ogura shows (see, e.g., figs. 7B and 7C) that the common contact section **252** may include an insulating layer formed on the semiconductor layer

Application/Control Number: 10/052,549 (Non-Final Rejection)Page 7Art Unit: 2814

200, a conductive layer **243** formed on the insulating layer, and a cap layer **245** formed on the conductive layer **243**.

22. Regarding claim 5, Ogura shows (see, *e.g.*, fig. 7B) that the insulating layer is formed of a laminated consisting of a first silicon oxide layer **222**, a silicon nitride layer **231**, and a second silicon oxide layer **233**.

23. Regarding claim 6, Ogura shows (see, e.g., fig. 7B) that the side insulating layers are located between the word gate **240** and the first and second control gates **242**. In addition, Ogura shows that the upper ends of the side insulating layers are located higher than the first and second control gates **242** with respects to the semiconductor layer **200**.

24. Regarding claim 7, Ogura shows (see, *e.g.*, fig. 7B) that a buried insulating layer **245** is disposed between two side insulating layers in contact with first and second control gates **242**.

25. Regarding claim 8, Ogura shows (see, *e.g.*, fig. 8A) that the common contact section **252** is provided in contact with one end of the impurity diffusion layer **203**.

26. Regarding claim 9, Ogura shows (see, *e.g.*, fig. 8A) that the common contact sections **252** are staggered relative to each other.

27. Regarding claim 10, Ogura shows (see, *e.g.*, fig. 5A) that the memory cell array may be divided into a plurality of blocks. In addition, Ogura shows (see, *e.g.*, fig. 5A) that the impurity diffusion layers in blocks adjacent to each other in the first direction may be connected to each other through a contact impurity diffusion layer **204** formed in the semiconductor layer **200**.

Application/Control Number: 10/052,549 (Non-Final Rejection) Page 8 Art Unit: 2814

28. Regarding claim 11, Ogura shows (see, *e.g.*, fig. 7B) that the second gate insulating layer may be formed of a laminate consisting of a first silicon oxide layer **222**, a silicon nitride layer **231**, and a second silicon oxide layer **223**.

29. Regarding claim 12, Ogura shows (see, *e.g.*, fig. 7B) that the side insulating layer may be formed of a first silicon oxide layer **222**, a silicon nitride layer **231**, and a second silicon oxide layer **223**.

Claim Rejections - 35 USC § 103

30. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

31. Claims 5 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Seiki in view of Wang (US 6091101).

32. Regarding claim 5, Seiki shows most aspects of the instant invention (see paragraphs 8-16 above). In addition, Seiki (col.5/II.56) shows that the insulating layer **235** may be formed of a laminate consisting of a first silicon oxide layer and a silicon nitride layer, but fails to show an additional second oxide layer.

Nonetheless, as taught by Wang (col.2/II.34-37), ONO dielectric layers are well

known in the art for their superior insulating properties.

Consequently, it would have been obvious at the time of the invention to one of ordinary skill in the art to included a second oxide layer in Seiki's insulating layer, as suggested by Wang, to improve its insulating properties. Application/Control Number: 10/052,549 (Non-Final Rejection)Page 9Art Unit: 2814

33. Regarding claim 12, Seiki shows most aspects of the instant invention (see paragraphs 8-16 above). Seiki (col.4/II.53) also shows that the side insulating layer **234** may be formed of a first oxide layer and a silicon nitride layer, but fails to show a second silicon oxide layer for the side insulating layer.

Nonetheless, as taught by Wang (col.2/ll.34-37), ONO dielectric layers are well known in the art for their superior insulating properties.

Consequently, it would have been obvious at the time of the invention to one of ordinary skill in the art to included a second oxide layer in Seiki's side insulating layer, as suggested by Wang, to improve its insulating properties.

34. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Seiki in view of Tsaur (US 4372031).

35. Regarding claim 9, Seiki shows most aspects of the instant invention (see paragraphs 8-16 above). Seiki (see, *e.g.*, fig. 7A), however, fails to show common contact sections that are staggered with respect to each other.

Tsaur (col.2/ll.67-col.3/ll.2), on the other hand, teaches that common contact sections with a staggered layout will increase the density of Seiki's cell array.

Accordingly, it would have been obvious at the time of the invention to one of ordinary skill in the art to provide Seiki's common contact sections with a staggered layout, as suggested by Tsaur, to increase the density of the cell array.

Conclusion

36. Papers related to this application may be submitted directly to Art Unit 2814 by facsimile transmission. Papers should be faxed to Art Unit 2814 via the Art Unit 2814

Application/Control Number: 10/052,549 (Non-Final Rejection)Page 10Art Unit: 2814

Fax Center located in Crystal Plaza 4, room 3C23. The faxing of such papers must conform to the notice published in the Official Gazette, 1096 OG 30 (15 November 1989). The Art Unit 2814 Fax Center number is **(703) 308-7722** or **-7724**. The Art Unit 2814 Fax Center is to be used only for papers related to Art Unit 2814 applications.

37. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Marcos D. Pizarro-Crespo at (703) 308-6558 and between the hours of 9:00 AM to 7:30 PM (Eastern Standard Time) Monday through Thursday or by e-mail via <u>Marcos.Pizarro@uspto.gov</u>. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy, can be reached on (703) 308-4918.

38. Any inquiry of a general nature or relating to the status of this application should be directed to the **Group 2800 Receptionist** at **(703) 308-0956**.

39. The following list is the Examiner's field of search for the present Office Action:

Field of Search	Date
U.S. Class / Subclass(es): 257/314,316,319,324,326,365,368,390,401,637,640,900	11/21/02
Other Documentation: PLUS Analysis	11/21/02
Electronic Database(s): EAST (USPAT, EPO, JPO, PGPub)	11/21/02

SUPERVISORY PRIMARY AMINER TECHNOLOGY CENTER 2800 MDP/mdp November 23, 2002 Marcos D. Pizarro-Crespo Patent Examiner Art Unit 2814 703-308-6558 marcos.pizarro@uspto.gov